Current Mirror Layout Strategies for Enhancing Matching Performance
نویسندگان
چکیده
This paper proposes new current mirror layout strategies to reduce the matching sensitivity to the linear parameter gradients. Effects of threshold gradients across a mirror on the matching characteristics of current mirrors are discussed. The performance of new and existing layouts are compared for threshold voltage gradients at arbitrary angles through the active area. Simulation results show a significant improvement in matching characteristics of the proposed structures over what is achievable with existing layout techniques in demanding applications.
منابع مشابه
A New Current Mirror Layout Technique for Improved Matching Characteristics
This paper proposes a new current mirror layout technique to improve matching characteristics in the presence of parameter gradient. Effects of threshold gradients across a mirror on the matching characteristics of current mirrors are discussed. New and the existing layouts are compared with computer simulations for threshold voltage gradients at all angles across the active area. Results show ...
متن کاملA Power Efficient Gain Enhancing Technique for Current Mirror
This work introduces a new and simple method for adjusting the gain of current mirror. The major advantage of the proposed architecture is that, unlike the conventional variable gain current mirror, it does not need the change of the biasing current to adjust current gain. Therefore, the power dissipation remains constant in all of the gain settings. In addition, the proposed variable gain curr...
متن کاملGradient sensitivity reduction in current mirrors with non-rectangular layout structures
A new current mirror structure using a nonrectangular dual-drain device with a shared channel to reduce the matching sensitivity to linear parameter gradients is introduced. The new structures are compared with conventional common centroid layouts for threshold voltage gradients at all angles across the active area of a mirror. Results show that in some applications, significant improvement in ...
متن کاملComplete DFM Model for High-Performance Computing SoCs with Guard Ring and Dummy Fill Effect
— For nanotechnology, the semiconductor device is scaled down dramatically with additional strain engineering for device enhancement, the overall device characteristic is no longer dominated by the device size but also circuit layout. The higher order layout effects, such as well proximity effect (WPE), oxide spacing effect (OSE) and poly spacing effect (PSE), play an important role for the dev...
متن کاملNew Layout Strategies with Improved Matching Performance
In this paper, the systematic mismatch error in integrated circuits due to gradient effects is modeled and analyzed. Three layout strategies with improved matching performance are reviewed and summarized. The hexagonal tessellation pattern can cancel quadratic gradient errors with only 3 units for each device and has high area-efficiency when extended. Both the N th-order circular symmetry patt...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000